Code No.: 13459 S C.

## VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS), HYDERABAD

Accredited by NAAC with A++ Grade

## B.E. (E.C.E.) III-Semester Supplementary Examinations, August-2023 Digital System Design

Time: 3 hours

Max. Marks: 60

Note: Answer all questions from Part-A and any FIVE from Part-B

Part-A  $(10 \times 2 = 20 \text{ Marks})$ 

Q. N	Stem of the question	N	И	L	CO	P(
	State and Prove Absorption Law and Redundancy Law in Boolean Algebra.	1		1	1	1
2.	Express the Binary number (110101) in Gray code and Hexa Decimal	al 2		2	1	2
3.	What is a multiplexer? What is the function of a Multiplexer's select input?	2	1		2	
4.	Draw the Logic Diagram of a 4x2 Encoder using Basic Gates.					1
5.	List the applications of Finite State Machines.	2	1,315		2	1
6.	Differentiate between Combinational and Sequential Circuits.	2	1		3	1
7.	Identify the keywords used for Data Flow model. Which of them is	2 2	1		3	1
8.	Write Verilog HDL code for 4X1 Mux using Gate Level Modeling.	1				
9.	Define the Logic Synthesis.	2	1		4	1
10.	What is the difference between always and initial statements?	2	1		5	1
	Part-B $(5 \times 8 = 40 \text{ Marks})$					1
1. a)	For the Boolean function $F = xyz + x'y + xyz'$ obtain the truth table.	4	3	1		2
b)	Obtain the minimal sum of products expression for the following Boolean function using K-Map method.		3	1		2   2
	$f(A,B,C,D) = \sum m(1,4,7,8,9,11,13,14) + \sum d(0,3,5)$					
2. a)	What is a combinational logic circuit? Implement a Full adder using two half adders and one OR gate.	4	3	2	2	2
b)	Design a 4x1 Multiplexer using 2X1 Multiplexer.	4 3	3	2		
	Explain the Design steps of converting a D Flin Flor to T Flin Fl	4 2		2	2	
b)	A synchronous sequential circuit is required to divide the	4 4		3	2	

Code No.: 13459 S O

	suss the Design of 1 Bit Comparator with suitable Verilog code in Gate	4	2	4	3
	uss the Design of 1 Bit Comparator with survey				
	vel Modeling.		2	4	1
	" Directives in Verilog HDL.	4	2	**	1
br	Explain any two Compiler Directives in Verilog HDL.	4	1	5	1
	Identify the difference between Blocking and Non-Blocking Assignment	4	4	.)	1
. a)	Identify the difference between Blocking and				
	statements and give example to each of them.		2	5	1
		4	2	3	1
b)	Draw the Block Diagram of FPGA and explain them.	1	2	1	2
		4	2	L	-
5. a)	Explain the classification of Binary Codes.	4	1	2	-
	Implement the function f (A, B, C) = $\sum m$ (0, 2, 1, 4, 7) using 8X1	1 4	4	14	
b)	Implement the function I (A, B, C)				
	Multiplexer.	1			
	Cabo following:				
7.	Answer any two of the following:	4	2	3	
	Describe the operation of Clock Generator.		_		
a)	Describe the operation of Cross	1	1 3	4	
2.5	Write a Test Bench Program for a 8X3 Priority Encode:				
b)		1	1 2	5	
c)	Distinguish between Tasks and Functions in Verilog.  PO: Progra				

PO; Programme Outcome M: Marks; L: Bloom's Taxonomy Level; CO; Course Outcome; 20% Blooms Taxonomy Level - 1 i) 40% Blooms Taxonomy Level - 2 ii) 40% Blooms Taxonomy Level - 3 & 4

iii)

\*\*\*\*